PATENT APPLICATION

Sheet 1 of 3

FORM PTO-1449

LIST OF PATENTS AND PUBLICATIONS FOR APPLICANT'S INFORMATION DISCLOSURE STATEMENT

(Use several sheets if necessary)

10004543-1

SERIAL NO. 09/777,202

APPLICANT

Brian William Hughes

FILING DATE

02/02/2001

GROUP

REFERENCE DESIGNATION

EXAMINER

Rev 10/00 (PTO1449

U.S. PATENT DOCUMENTS

EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS
1	1A	6,141,779	10/31/2000	Hill et al.	714	710
M/	1B	5,255,227	10/19/1993	Heaffele	365	200
WA /	1C	5,848,077	12/08/1998	Kamae et al.	371	53
W//	1D	6,000,047	10/07/1999	Kamae et al.	714	710
W.	1E	6,134,681	10/17/2000	Akamatsu et al.	714	710
TV-	1F					-
	1G					
	1H					
	11					
	1J					
	1 K					

FOREIGN PATENT DOCUMENTS

 					SUB	TRAN	SLATION
DOCUMENT NUMBER		DATE	NAME	CLASS	CLASS	YES	NO
 1L				- 		-	
1M						 	
1N			0		-	+	
10				·	-	 	
1P			<u> </u>			<u> </u>	<u> </u>

OTHER REFERENCES (including Author, Title, Date, Pertinent Pages, etc.)

		OTHER REFERENCES (including Author, Title, Bate, Fortillett See, Fortillett Se
	10	http://www.howstuffworks.com/ram.htm?printable = 1 How Random Access Memory (RAM) Works, by Jeff Tyson (8 pages)
\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	1R	http://www.xtronics.com/memory/how_memory-works.htm How Memory Works, by Dr. Ah Clem Memory (11 pages)
1	15	http://www.pct chguid .com/03memory.htm Th Technology Guid (System M mory) (9 pages)
$\overline{\mathcal{M}}$		DATE CONSIDERED



PATENT APPLICATION

Sheet 2 of 3

-	-	PTO.	4	440

LIST OF PATENTS AND PUBLICATIONS FOR APPLICANT'S INFORMATION DISCLOSURE

STATEMENT

(Use several sheets if necessary)

ATTY. DOCKET NO.	
10004543-1	

SERIAL NO.

09/777,202

APPLICANT

Brian William Hughes

FILING DATE

02/02/2001

GROUP

						N

EXAMINER

Rev 10/00 (PTO1448)

U.S. PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS
24					
28					
20					
20					-
2E					
2F					·
20	i				
2F	•				•
21					
2J					
2K					

FOREIGN PATENT DOCUMENTS

		DOCUMENT	DATE	NAME		SUB CLASS	TRANSLATION	
		NUMBER		MAME	CLASS		YES	NO
-	2L .							
	2M							
	2N							
	20							_
	2P	-						

OTHER REFERENCES (including Author, Title, Date, Pertinent Pages, etc.)

W	20	http://www.eecs.harvard.edu/cs245/papers/Davidb.html Built-in Self Test of Dram Chips(5 pages)
W	2R	Processor-Based Built-In Self Test For Embedded DRAM by Jeffrey Dreibelbis, et al. IEEE Journal of Solid-State Circuits, Vol. 33, No. 11, November, 1998 pp. 1731-1740
W	25	March LR: A Test for Realistic Linked Faults, J.J. van de Goor, et al. 14th VLSI Test Symposium 1996 IEEE pp. 272-280

DATE CONSIDERED

PATENT APPLICATION

Sheet 3 of 3

FORM PTO-1449

LIST OF PATENTS AND PUBLICATIONS PRACES
APPLICANT'S INFORMATION DISCLOSURE
STATEMENT

(Use several sheets if necessary)

ATTY. DOCKET NO.	SERIAL NO.
10004543-1	09/777,202
APPLICANT	
Brian William Hughes	
FILING DATE	GROUP

_			 	_		 	
О		ED	CE	\mathbf{n}	CCI	ראו	ΓΙΟΝ
n	ЕГ		GE.		_	_	

Rev 10/00 (PTO1449)

U.S. PATENT DOCUMENTS

02/02/2001

AUG 3 1 2001

EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS
	за					
	3В					
	3C					
	3D					
	3E					
	3F					
	3G					
	зн					
	31					
	3J					
	зк					,

FOREIGN PATENT DOCUMENTS

	DOCUMENT	DATE	NAME	01.400	SUB CLASS	TRANSLATION	
	NUMBER			CLASS		YES	NO
3	L						
3	М						
3	N						
3	0						
3	P						

OTHER REFERENCES (including Author, Title, Date, Pertinent Pages, etc.)

		o man man and a mondaring married, married a description and a des
	30	On-Wafer BIST of a 200-Gb/s Failed-Bit Search for 1-Gb DRAM, Satoru Tanoi, et al. IEEE Journal of Solid-State Circuits, Vol. 32, No. 11. November, 1997, pp.1735-1742
	3R	An Algortihm for Row-Column Self-Repair of RAMs and Its Implementation in the Alpha 21264, Dilip K. Bhavsar ITC International Test Conference Paper 12.3; IEEE 1999, pp. 311-318
EXAMIN	3S ER	DATE CONSIDERED